By Topic

Using an FPGA-based SOC approach for senior design projects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. O. Hamblen ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA

This paper describes our experiences using a SOC approach to develop capstone design projects for undergraduate students in our electrical and computer engineering curriculum. A commercial FPGA-based SOC development board with a RISC processor IP core is used to support a wide variety of student design projects. A top-down rapid prototyping approach with commercial CAD tools, a C compiler targeted for the RISC processor IP core, and a large field-programmable logic device (FPLD) is used for team-based design projects.

Published in:

Microelectronic Systems Education, 2003. Proceedings. 2003 IEEE International Conference on

Date of Conference:

1-2 June 2003