By Topic

On synthesizing high speed sigma-delta DACs by combining the outputs of multiple low speed sigma-delta DACs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
F. Harris ; San Diego State Univ., CA, USA ; P. Sinha

The analog to digital converter (ADC) has received the lion's share of attention in the DSP based radio community because most radios are in fact radio receivers. We see, for example, how receive-only satellite, cable, and television receivers dominate the consumer market. Consequently, the spurious free dynamic range (SFDR) performance of a digital to analog converter (DAC) lags behind that of an ADC with comparable conversion rate and bit width. There is high interest in wide dynamic range, high-speed DACs for use in various two-way communication systems. We present a technique to combine the analog outputs from two or more DACs operating at reduced conversion rate to synthesize a composite DAC operating at a higher conversion rate.

Published in:

Signals, Systems and Computers, 2002. Conference Record of the Thirty-Sixth Asilomar Conference on  (Volume:2 )

Date of Conference:

3-6 Nov. 2002