By Topic

Interface design techniques for single-chip systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. H. Bell ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; L. K. John

Quantifies the performance of typical functional unit interface designs in single-chip systems. We introduce a specific equation to guide the design of optimal module interfaces. We show how the equation and interface considerations lead to more efficient queue structures for request buffering. For a specific single-chip design, we use simulation to show that: 1) For low request rates, queue structure is relatively unimportant to either system request bandwidth or service latency; 2) For a narrow range of request rates, queue structure has a significant impact on system latency but not bandwidth; 3) For high request rates, queue structure impacts bandwidth significantly; 4) As request service latencies increase relative to the queue size, the impact of the queue structure decreases; 5) Given a particular range of request rates, the complexity of particular queue structures can be traded off with the desired system bandwidth and latency performance. For a particular single-chip system, a maximum 29% bandwidth improvement and 60% latency improvement are achieved when using the more efficient queue structures.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003