By Topic

Frequency jitter of a digital phase-locked loop and comparison with a modified CRB

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Kandeepan ; Fac. of Eng., Univ. of Technol., Sydney, NSW, Australia ; S. Reisenfeld

The steady state (SS) noise performance of a digital phase locked loop (DPLL) is of very much interest, while tracking carrier signals. In the literature the SS performance is very well examined in terms of the SS phase jitter, however the SS frequency jitter of a DPLL is unexamined up to now. In this paper we analyse the SS performance of a DPLL in terms of the frequency jitter. We derive a linearised expression for the SS frequency jitter of a DPLL, and verify it by simulations.

Published in:

Communication Systems, 2002. ICCS 2002. The 8th International Conference on  (Volume:1 )

Date of Conference:

25-28 Nov. 2002