By Topic

A combination speech synthesis and recognition integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
T. Montlick ; Milton Bradley Co., East Longmeadow, MA ; D. Vetter ; K. Skoge ; P. Ahrens

In this paper we describe a semiconductor device which performs both speech synthesis and speech analysis for the purpose of automatic speech recognition. The device exploits the functional duality of the all-pole and all-zero forms of a lattice filter to combine the synthesis and analysis functions in a common reconfigurable filter. The result is a single integrated circuit which is software reconfigurable to provide both functions.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '83.  (Volume:8 )

Date of Conference:

Apr 1983