By Topic

Application of the PDSP chip set to LPC synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
E. Dorsey ; Telesensory Speech Systems, Palo Alto, California ; J. Caldwell

Due to its programmability, the Programmable Digital Signal Processor (PDSP)chip set lends itself to the implementation of a variety of speech synthesis functions. When programmed as an all-pole lattice filter used in LPC synthesis, the PDSP allows the user to exploit quality-enhancement techniques such as mixed sourcing, pitch- or time-synchronous updating, variable frame and filter length, interpolation, various quantizing schemes, and adjustable speaking rate. Since the quantizing algorithm is under user control, the encoded bit rate may range from 1100 to 28,000 bits per second according to speech quality requirements. The paper discusses these techniques and a commercially available LPC speech synthesis circuit board which illustrates typical PDSP application.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '81.  (Volume:6 )

Date of Conference:

Apr 1981