By Topic

A simple hardware implementation of digital notch filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Abu-El-Haija ; IBM T. J. Watson Research Center, Yorktown Heights, NY ; M. Narasimha ; A. Peterson

Narrow band digital notch filters have their poles near the unit circle. As the sampling rate is increased, the poles move towards z = +1. Implementing such filters requires long registers to overcome the sensitivity and roundoff errors. A filter structure based on digital incremental computers is proposed, which has low sensitivity and roundoff errors, and simple hardware implementation. The filter structure can be directly used on differentially pulse-code modulated signals. Hard-ware multipliers are not required as the poles approach z = +1, and excellent results can be obtained using multipliers with very short word lengths, or with small size read-only memories.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '78.  (Volume:3 )

Date of Conference:

Apr 1978