By Topic

2-D Array processor having a controlled pipelined architecture for elliptical sparse matrices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Goutis, C.E. ; University of Newcastle, Upon Tyne, England ; Sheblee, J. ; Russell, G.

Large block circulant sparse matrices whose submatrices have all non-zero elements within an elliptical or general closed strip, appear in Tomographic image reconstruction from projections. A new 2-D array architecture which fully exploits these features is introduced for the iterative solution of linear systems involving such matrices. Each sub row-vector product is computed in parallel by one row of simple processing units and pipelined to give a high utilisation ratio. A two level controller is used having one Main Control Unit (MCU) and identical simple Sub-Control Units (SCU) - one for each row of the array. This allows appropriate flow of the data and partial products, which in effect split and straighten the elliptical strip to produce two strip diagonal matrices. The VLSI designs for the MCU and SCU have been completed.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '85.  (Volume:10 )

Date of Conference:

Apr 1985