Referenced Items are not available for this document.
A ring array processor (RAP) designed for fast simulation of artificial neural network algorithms is described. The RAP is a multiprocessor system which is particularly targeted in the training of feedforward networks for the recognition of continuous speech. The overall system consists of several four-processor boards serving together as an array processor for a 68020-based host running a real-time operating system. The prototype design includes 64 Mbytes of dynamic memory (expandable to 256) and 4 Mbytes of fast static RAM distributed between 16 processors on four boards. Theoretical peak performance is 512 MFLOPS, and simulations have indicated a sustained throughput of roughly half of this for algorithms of current interest, including communication overhead of roughly 10-30%. Initial tests with the new hardware have confirmed the major assumptions of the estimates from the simulations
Published in:
Acoustics, Speech, and Signal Processing, 1990. ICASSP-90., 1990 International Conference on
Date of Conference: 3-6 Apr 1990
- Page(s):
- 1005 - 1008 vol.2
- Meeting Date :
- 03 Apr 1990-06 Apr 1990
- ISSN :
- 1520-6149
- INSPEC Accession Number:
- 3864236
- Conference Location :
- Albuquerque, NM
- Digital Object Identifier :
- 10.1109/ICASSP.1990.116058
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
