By Topic

Processes for Fabricating a Planar P-N-P Silicon Transistor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
LaRocque, A. ; U.S. Army Signal Research and Development Lab, N.J. ; Yatsko, R. ; Rogel, A. ; Jackson, R.
more authors

Processes and techniques required for fabrication of experimental planar p-n-p silicon transistors have been developed and demonstrated as feasible. Processes involved include material preparation, antimony base diffusion, boron emitter diffusion, oxide masking, photoresist techniques, simultaneous gold metalizing of emitter and base regions, collector alloy contact and basing and thermocompression bonding. Initial transistors have typical dc Beta values of 35 to 40 and FTvalues as high as 250 Mc. Processes described have also been used in preliminary fabrication of solid-state microcircuit passive components.

Published in:

Component Parts, IRE Transactions on  (Volume:9 ,  Issue: 3 )