By Topic

Semiconductor Chip Attachment with Small Bump Flip Chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
G. Waite ; Honeywell Information Systems, Billerica, Mass

It has been reported that the ratio of the diameter to the height of a reflow soldered flip-chip pad should be less than 2:l [1], [2]. This geometry permits a ductile material to accept the strain caused by differences in thermal expansion coefficients of silicon and alumina. However, to deposit sufficient material on a semiconductor chip to achieve this geometry has usually meant chip pad redesign and the resulting costly mask changes. This paper describes methods of depositing SUfficient material on a thick film substrate to permit use of chips with reduced bump volume. Details in the paper describe the volume calculations and artwork design for deposition of solder creme by screen printing. Selection and deposition of a dielectric glaze material to limit the area Of solder wetting on the substrate pads in also described. The test vehicle used in the study is a simple 2-bit counter utilizing 14MECL gates. It was fabricated in multilayer format for comparison of operating parameters between eutectic back bonded and solder reflow face bonded chips.

Published in:

IEEE Transactions on Manufacturing Technology  (Volume:4 ,  Issue: 1 )