A microprocessor design for multilevel security

A protection architecture, specifically designed to meet the requirements for secure hardware is described. This architecture, which is called the KEVEC-32 (Kernelized Verifiable CISC processor), enforces a multilevel, categorized model of security. Intended for multilevel applications, the microprocessor uses several unique features to provide a high degree of security. The most significant of these is a separation of processor privilege states and data classification. The processor also provides enhanced access control through a domain-based virtual addressing system. An extended 56-bit virtual address provides accountability by assigning each user with a specific address space. Finally, security validation is facilitated by organizing all security-related portions of hardware into a secure kernel.<
>