By Topic

Modeling parallel program execution control by directed graphs with synchronous communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kopanski, D. ; Polish-Japanese institute of Inf. Technol., Warsaw, Poland ; Laskowski, E. ; Tudruj, M.

The problem of graph modeling of parallel program execution control for the use of symbolic graph simulation facilities is discussed in the paper. This problem has become more important recently, as there is a need for homogenous, symbolic representation of a parallel program and system hardware. The paper presents a method and a new software tool that provide automated extending parallel program graphs by sub-graph insertions. The inserted sub-graphs represent the execution control of the program and the behavior of the system hardware. The tool consists of the graph execution simulator and a special graph specification language based on the XML syntax. They both establish an environment for synthetic parallel program graph execution time evaluation in parallel systems with definable program execution paradigms.

Published in:

Parallel Computing in Electrical Engineering, 2002. PARELEC '02. Proceedings. International Conference on

Date of Conference:

2002