By Topic

Realization of ADM Arithmetic Signal Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. LoCicero ; Illinois Inst of Tech., Chicago, IL ; D. Schilling ; J. Garodnick

The purpose of this paper is to show that signals which are adaptive delta modulation (ADM) encoded can be arithmetically processed directly, without first decoding or converting to pulse code modulation (PCM) format. By operating on the serial DM bit streams, the sum, difference and product can be obtained in PCM and ADM format. Employing a four-term, non-recursive, averaging filter after the processors, we show that, for constant inputs, the signal-to-noise ratio (SNR) of the DM devices is exactly the same as that of their PCM counterparts. Although we have used the Song audio mode ADM [1] in the realization of our arithmetic processors, the designs are general enough to be applied to a large class of digital ADMs. To keep all systems practically realizable, we only employ operations which can be constructed with standard digital hardware, that is, adder, delays, hard-wired scalars and common logic circuits. Consequently, all our ADM devices can be manufactured with large scale integration where the distinct advantage is low cost and high reliability.

Published in:

IEEE Transactions on Communications  (Volume:27 ,  Issue: 8 )