CMOS scaling to 25 nm gate lengths

In this paper some of the device and process issues of scaling CMOS technology down to 25 nm gate lengths are reviewed. First scaling is discussed front a device perspective and the main device related issues are identified. An overview of the historical trends and predictions by the ITRS roadmap follows. Implications of the scaling predictions for the specific device process modules are reviewed and recent experimental data are presented.