By Topic

A 0.35μm CMOS linear differential amplifier independent of threshold voltage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
C. Popa ; Fac. of Electron. & Telecommun., Univ. Politehnica of Bucharest, Romania

The differential amplifier presented in this paper is based on the principle of the constant sum of the gate-source voltages, which assures, in a first-order analysis, the linearization of the circuit. The new idea is to cancel the nonlinearities introduced by the second-order effects such as short channel effect, mobility degradation and bulk effect by using a parallel connection of two complementary excited differential stages. The circuit is implemented in 0.35 μm CMOS technology on a die area of 20 μ/35 μ. The SPICE simulation using BSIM3v3 model and based on the mentioned technology parameters validates the estimated theoretical results about the linearity (a linearity error of 0.5% for an extended input range of 1 V).

Published in:

Advanced Semiconductor Devices and Microsystems, 2002. The Fourth International Conference on

Date of Conference:

14-16 Oct. 2002