Referenced Items are not available for this document.
Conditions are outlined under which propagation delays in VLSI circuits can be achieved that are logarithmic in the wire lengths. These conditions are imposed by area requirements and the velocity of light.
Published in:
Solid-State Circuits, IEEE Journal of
(Volume:17
,
Issue:
4
)
Date of Publication: Aug 1982
- Page(s):
- 773 - 775
- ISSN :
- 0018-9200
- Digital Object Identifier :
- 10.1109/JSSC.1982.1051810
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 January 2003
- Issue Date :
- Aug 1982
- Sponsored by :
- IEEE Solid-State Circuits Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
