By Topic

A critique of network speed in VLSI models of computation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Evaluates various proposed VLSI models of computation. While there is a consensus on the appraisal of chip area, controversy remains with regard to computation time. Thus, the authors have analyzed in detail the propagation of signals on disperse lines. The results are expressed in terms of adimensional parameters characteristic of any given fabrication technology. The conclusion is that both current and projected silicon technologies fall within the realm of the capacitive model where a dispersive line can be replaced by a capacitance proportional to its length. Diffusion phenomena therefore appear to exceed the present VLSI horizon.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:17 ,  Issue: 4 )