Cart (Loading....) | Create Account
Close category search window

A precision autozeroing sample and hold integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A precision sample and hold integrated circuit with autozeroing of all DC errors is described. Experimental data have shown that it provides the accuracy necessary for use in 12 bit data acquisition systems. Application of noise-optimized silicon gate FET devices for the input circuitry of amplifiers which buffer the hold capacitor results in a low droop rate and allows the sample/hold to operate without external components. Common mode rejection is optimized through implementation of a modified current source offering extremely high output impedance at high operating currents. The device includes all digital control and switching circuitry.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:15 ,  Issue: 6 )

Date of Publication:

Dec. 1980

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.