Cart (Loading....) | Create Account
Close category search window
 

A Monte Carlo based circuit-level methodology for algorithmic design of MOS LSI static random logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A Monte Carlo analysis is presented for the design of input gates in MOS LSI custom static random logic circuits implemented in NORs, NANDs, AOIs, OAIs, etc. The design approach is algorithmic and suited for CAD applications in multi-part-number logic chip design. The algorithms are derived and their usage illustrated for Weinberger chip layouts using circuit-level approximations, assumptions, and criteria.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:12 ,  Issue: 5 )

Date of Publication:

Oct. 1977

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.