By Topic

High-frequency transistor frequency multipliers and power amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

A design theory for transistor frequency multipliers and power amplifiers is presented. The analytical approach is dependent upon two main assumptions, 1) that intrinsic base region behavior may be represented by a simple charge-control form model, and 2) that depletion layer charging current effects may be neglected initially and included when necessary as a perturbation of the analysis. The intrinsic base region is represented by a `partial sinusoid' model of base current flow during the conduction period of the emitter junction. This model is a simple representation of a complex process and is chosen on the basis of adequacy of characterization of the response of actual vices under practical operating conditions, together with a simple analytical form. The analysis of transistor frequency multiplier and power amplifier operation is developed in terms of the model and design relationships are presented. Results showing good agreement between the theory and measured data are given.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:7 ,  Issue: 1 )