By Topic

A low-voltage sinc2 decimator implemented by a new circuit technique using floating-gate MOS transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hovin, Mats ; Dept. of Inf., Oslo Univ., Norway ; Wisland, D. ; Berg, Y. ; Lande, T.S.

In this paper we present a new circuit technique making standard CMOS digital circuits able to operate at a power supply voltages below 1 V. This technique is based on lowering the effective transistor threshold voltages by the use of floating-gates, where all the floating gate voltages on the chip are simultaneously programmed by the use of ultra-violet light. A sinc2 decimator is implemented in an AMS 0.6 μm process by this technique.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference: