By Topic

An efficient modeling approach for substrate noise coupling analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
D. Ozis ; Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA ; K. Mayaram ; T. Fiez

A computationally efficient and accurate substrate noise coupling model for heavily doped CMOS processes is presented and validated with simulations and experimental data. The model is based on Z parameters that are scalable with contact separation and size. This results in fast extraction of substrate resistances for large circuit examples. Several examples demonstrate that this approach can be orders of magnitude faster than currently available techniques for substrate resistance extraction. The computed substrate resistances are within 10% of numerical simulations.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference: