Referenced Items are not available for this document.
We present an efficient hardware architecture for the H.263 video codec and its VLSI implementation. This architecture is based on a modular and unified interface for internal hardware engines, and enables the pipelined operation while keeping enough flexibility to extend the functionality of the VLSI. The developed VLSI supports the H.263 video codec and the low-level protocol processing such as H.223 and H.245, and thus can be used for the complete ITU-T H.324 or 3GPP 3G-324M audiovisual processor with an external audio codec.
Published in:
Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on
(Volume:5
)
Date of Conference: 2002
- Page(s):
- V-125 - V-128 vol.5
- Print ISBN:
- 0-7803-7448-7
- INSPEC Accession Number:
- 7454442
- Digital Object Identifier :
- 10.1109/ISCAS.2002.1010656
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
