By Topic

Self-timed MOS current mode logic for digital applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Anis, M.H. ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada ; Elmasry, M.I.

This paper describes a Self-Timed MOS Current-Mode Logic (ST-MCML) for digital applications. The architecture and operation of ST-MCML is explained and analyzed. 4-bit ripple and 16-bit carry look ahead adders are implemented using the ST-MCML technique in a 0.18-μm, 1.8-V, 1-GHz CMOS process. ST-MCML is compared to conventional MCML, static CMOS and domino logic in terms of power, delay, Power-Delay-Product (PDP) and Energy-Delay-Product (EDP). ST-MCML achieves low-power values as well as minimum PDP and EDP values.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002