By Topic

Direct wafer temperature measurements for etch chamber diagnostics and process control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mei Sun ; SensArray Corp., Fremont, CA, USA ; Gabriel, C.

It is well known that wafer temperature has significant impact on plasma etching performance. Instability of (peak) wafer temperatures during process can be linked to such issues as post-metal etch residues, undercut or sloping sidewall profiles and inconsistent photoresist selectivity. Direct wafer temperature measurements can yield valuable diagnostic information. This information can be used to characterize the process as well as to improve process control. This paper presents two direct wafer measurement techniques which when used in combination can be powerful tools for chamber diagnostics, tool to tool matching, as well as process control in a production environment. Real time, in situ wafer temperature measurement using a thermal optical system is used to understand the effect of process parameters such as backside He cooling, RF power and gas flows on wafer temperature and temperature uniformity. This data is then correlated to measurements from a novel technique employing arrays of peak temperature indicators mounted on a single-use-instrumented wafer. The latter technique is ideal for quick chamber qualifications and day to day process control while the former can be used for more detailed chamber diagnostics and analysis of the thermal cycle during the etch process.

Published in:

Advanced Semiconductor Manufacturing 2002 IEEE/SEMI Conference and Workshop

Date of Conference: