Referenced Items are not available for this document.
In this paper, the problem of performance driven circuit partitioning is considered. The parameters taken into consideration to measure performance are power interconnection resource constraints. An algorithm is presented to build clusters in a bottom up manner while decomposing clusters for cutsize and delay minimization as well as power consumption and resource constraint. A partitioning method in a top down manner is applied based on the probability function.
Published in:
Information Technology: Coding and Computing, 2002. Proceedings. International Conference on
Date of Conference: 8-10 April 2002
- Page(s):
- 352 - 354
- Print ISBN:
- 0-7695-1506-1
- INSPEC Accession Number:
- 7283137
- Digital Object Identifier :
- 10.1109/ITCC.2002.1000414
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
