By Topic

A scalable multistage packet switch for terabit IP router based on deflection routing and shortest path routing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

According to the growth of the Internet, an IP (Internet protocol) router with capacity of terabit/s is required in the near future. To achieve high capacity, the switch fabric should handle many pairs of input ports and output ports. For this purpose, a multistage network switch is required. This paper presents a new scalable multistage packet switch using deflection routing and shortest path routing multistage network. Deflection routing multistage networks have the advantage of hardware simplicity since the switch element has no buffer memory, and variable length packet switching can be easily handled. Furthermore, in the proposed new interconnection method between switch elements, the required amount of hardware is reduced compared with the conventional switch based on the deflection routing principle. A circuit of 8 × 8 variable length packet switch element is designed on FPGA, and the required amount of hardware to realize a 64 × 64 multistage network is calculated. It is shown that the 64 × 64 switch will be implemented within one LSI chip, and that a 10 Tbit/s switch is realized by two-stage interconnection of the LSI chips.

Published in:

Communications, 2002. ICC 2002. IEEE International Conference on  (Volume:4 )

Date of Conference:

2002