Cart (Loading....) | Create Account
Close category search window

Integrated Network Barriers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Stamatopoulos, J. ; Lucent Technol. Bell Labs., Naperville, IL, USA ; Solworth, J.A.

Integrated network barriers (INBs) are network protocols for parallel processors. INBs are both pipelinable and have low latency. In this paper, we show that INBs implement barriers-which ensure that all prebarrier operations of any processor appear to complete before any post-barrier operations-and we show how to construct efficient, deadlock-free barriers for any interconnection network and routing function which has an acyclic queue dependency graph. As a special case, INBs can be implemented for any network and routing function for which there exists an acyclic channel dependency graph

Published in:

Parallel and Distributed Systems, IEEE Transactions on  (Volume:13 ,  Issue: 4 )

Date of Publication:

Apr 2002

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.