Explicit expression and simultaneous optimization of placement and routing for analog IC layouts | IEEE Conference Publication | IEEE Xplore