By Topic

FPGA-based implementation of variable sized structuring elements for 2D binary morphological operations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Velten, J. ; Dept. of Electr. & Inf. Eng., Wuppertal Univ., Germany ; Kummert, A.

Binary morphological operations are an important means for real time image processing applications. While fixed size structuring elements are sufficient for usual image processing steps, more sophisticated algorithms require structuring elements of variable shape. These operations can be realized by using Boolean logic in connection with dead time elements, which leads to a straightforward implementation if using FPGAs

Published in:

Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on

Date of Conference: