By Topic

Reducing test power during test using programmable scan chain disable

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sankaralingam, K. ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Touba, N.A.

A novel method for reducing average power during scan testing is presented. The flip-flops of a full-scan module. are assigned to scan chains and the vectors are reordered in such a way that some of the scan chains can have their clock disabled for portions of the test set. Disabling the clock prevents flip-flops from taking part in scan shifting, and hence reduces switching activity in the circuit. Moreover, disabling the clock also reduces power dissipation in the clock tree, which can be a major source of power consumption. The hardware modification that is required to implement this approach is to add the capability for the tester to gate the clock for any subset of the scan chains in the core

Published in:

Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on

Date of Conference:

2002