By Topic

A method for storing fail bit maps in burn-in memory testers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Iseno, A. ; Dept. of Comput. Sci., Meiji Univ., Kawasaki, Japan ; Iguchi, Y.

Although fail bit maps in burn-in memory testers are important for analyzing process problems, we need very large storage for storing them. This paper presented a method for compressing fail bit maps and storing them in cache RAMs. We classify fail patterns under six types. Cache RAM stores the fail types and their locations. Since the proposed method is simple, it can be easily implemented in hardware on every DUT (device under test) board. A prototype has been developed by using an FPGA and an SRAM

Published in:

Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on

Date of Conference: