By Topic

An applications-based approach to measuring DSP efficiency

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chase, J.G. ; Canterbury Univ., Christchurch, New Zealand ; Pretty, C. ; Bedarida, A. ; Bettler, P.

The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly parallel architectures and complex application spaces DSP selection has become overly complicated and the addition of special instructions that support intensive algorithms, while maximizing parallelism, has further complicated the issue. Typically, a system designer may rely on simple cycle counts, discounting the impact of architecture, efficiency and power consumption. The simple cycle efficiency metric presented clearly illustrates that the ability to utilize the theoretically available computation is a significant measure of DSP performance for a given application. This metric is presented as an application-oriented design tool and is employed to compare the dual-execution unit, dynamically reconfigurable Carmel DSP with similar architectures

Published in:

Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on

Date of Conference:

2002