Close category search window
 

Characterization of the diode leakage current in advanced 0.12 /spl mu/m CMOS technology. (Does stress play a role?)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Toren, W.-J. ; Philips Semicond., Crolles, France ; Perrin, E. ; Lunenborg, M.

Anomalous N+/Pwell diode leakage current in advanced 0.12 /spl mu/m CMOS technology is investigated. This current is tunnel enhanced, and geometry dependent. Doping level variations can explain this current behaviour, as well as other width scalable deviations like the mobility. Stress in STI is the most probable cause of these doping variations.

Published in:
Junction Technology, 2001. IWJT. Extended Abstracts of the Second International Workshop on

Date of Conference: 29-30 Nov. 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.