Skip to Main Content
A single-chip 5.8 GHz ETC transceiver IC with PLL and demodulator uses SiGe HBT/CMOS. The fully integrated ETC chip includes a 31 dB-gain RX stage, an ASK demodulator, and a high-precision RSSI. The PLL is constructed with a varactor-tuned LC-VCO and a low-power BiCMOS synthesizer. The TX stage incorporates a transformer-transferred single-ended PA.
Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International (Volume:1 )
Date of Conference: 7-7 Feb. 2002