By Topic

Low power dynamic ternary logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. -S. Wang ; Inst. of Electron., Nat. Chiao-Tung Univ., Hsin Chu, Taiwan ; C. -Y. Wu ; M. -K. Tsai

A new dynamic ternary logic and its circuit structures have been developed to achieve the goal of low power dissipation and high operation speed. Based on the selected ternary algebra, a dynamic ternary logic system can be implemented by simple ternary gates (STGs), with positive or negative ternary inverters connected to all the input terminals. An overlapped four-phase clocking scheme is needed, and the connection of different circuit blocks has to follow the permitted fan-out diagrams. As compared to the static ternary logic, the dynamic ternary logic has a lower DC power dissipation and an operation speed approximately twice as fast. Typical power-delay product of a simple ternary inverter in 2 mu m CMOS is 3 fJ. Moreover, as compared with binary circuits, the ternary circuit has better performances of the power-delay product and less terminal leads per functional circuit. These features make the dynamic logic circuits quite attractive in VLSI/ULSI applications.<>

Published in:

IEE Proceedings G - Electronic Circuits and Systems  (Volume:135 ,  Issue: 6 )