By Topic

Design of vector quantizers using simulated annealing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. E. Cetin ; Dept. of Electr. Eng., Toronto Univ., Ont., Canada ; V. Weerackody

An algorithm for designing block or vector quantizers using the method of simulated annealing is proposed. The algorithm seeks to find the quantizer which minimizes the average distortion. Two examples are given showing the validity of the proposed algorithm

Published in:

IEEE Transactions on Circuits and Systems  (Volume:35 ,  Issue: 12 )