By Topic

High density, aspect ratio through-wafer electrical interconnect vias for low cost, generic modular MEMS packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seong Joon Ok ; George W. Woodruff Sch. of Mech. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Baldwin, D.

The commercialization of Micro-Electro-Mechanical-Systems (MEMS) devices is hindered mainly due to association of high cost and inadequate solution of packaging. This paper outlines the current microsystem packaging challenges, and guides potential solutions for these problems. Low cost, generic and modular microsystem packaging designs are introduced, and the focus is on fabrication of high-density, aspect ratio through-wafer vias for electrical interconnect. In modern microsystem packaging, high input and output (I/O) is one of the key functional requirements, and this vertical electrical interconnection is intended for improved space efficiency. High aspect ratio through-wafer vias are dry etched followed by silicon dioxide insulation layer

Published in:

Advanced Packaging Materials, 2002. Proceedings. 2002 8th International Symposium on

Date of Conference: