Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Systematic characterization of Cl2 reactive ion etching for gate recessing in AlGaN/GaN HEMTs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Buttari, D. ; Dipt. di Elettronica e Inf., Padova Univ., Italy ; Chini, A. ; Meneghesso, G. ; Zanoni, E.
more authors

High electron mobility transistors (HEMTs) with different gate recess depth were fabricated on an Al/sub 0.33/Ga/sub 0.67/N/GaN heterostructure, utilizing low power Cl/sub 2/ reactive ion etching. An increase in extrinsic transconductance and a positive threshold shift were observed with an increase of etching time. The etch depth was measured by atomic force microscopy (AFM) and determined to be nonlinear with etching time. The two terminal gate-drain leakage increased from about 0.005 mA/mm to 0.05 mA/mm. The destructive three-terminal breakdown voltage was about 120 V for all devices, etched and un-etched. Power measurements were performed in class A/B at a frequency of 8 GHz. The output power varied between 2.5 and 4.5 W/mm with the increase of bias voltage from 25 to 50 V. Independently of etch depth, there was no evidence of device failure even for the highest bias. The low increase in leakage, and no change in breakdown voltage support that low power RIE etching is a viable solution for low damage gate recess etch.

Published in:

Electron Device Letters, IEEE  (Volume:23 ,  Issue: 3 )