By Topic

Built-in self-testing based on compressed 2-dimensional signature analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cai Chenxi ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Wang Xiutan ; Peng Yingning

The design of modern electronic systems demands high system reliability and maintainability. In order to perform fault detection, localization and isolation effectively, it is necessary to design a built-in self-testing (BIST) module specific to the corresponding system. This paper presents a BIST method based. on compressed 2-dimensional signature analysis. The principle of compression and performance of test are discussed in detail. Using the presented method, a high faulty coverage ratio (FCR) can be achieved with a short signature compressed in both time domain and space domain. Theoretical analysis shows that this method is reliable and it can be easily implemented in hardware

Published in:

Radar, 2001 CIE International Conference on, Proceedings

Date of Conference:

2001