Cart (Loading....) | Create Account
Close category search window
 

Deep-submicron CMOS process integration of HfO/sub 2/ gate dielectric with poly-si gate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)

We demonstrate the integration of sputterdeposited ultra-thin HfO2 gate dielectric into a sub-100 nm gate length CMOS process using poly-Si as the gate material. Good device characteristics have been observed down to 70 nm physical gate length, and an equivalent gate oxide thickness (EOT) of 11Å has been achieved. Both p-FETs and n-FETs with HfO2 gate dielectric show ~104 times lower gate leakage than Si02 with comparable EOT. Data and model suggest that the gate leakage of Hf02 will be lOO times lower than that of Si02 down to 5Å EOT.

Published in:

Semiconductor Device Research Symposium, 2001 International

Date of Conference:

7-7 Dec. 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.