By Topic

Modeling of single-event effects in circuit-hardened high-speed SiGe HBT logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Guofu Niu ; Dept. of Electr. & Comput. Eng., Auburn Univ., AL, USA ; Krithivasan, R. ; Cressler, J.D. ; Marshall, P.
more authors

This paper presents single-event effect (SEE) modeling results of circuit-hardened SiGe heterojunction bipolar transistor logic circuits. A simple equivalent circuit is proposed to model the ion-induced currents at all of the terminals, including the p-type substrate. The SEE sensitivity of a D-flip-flop was simulated using the proposed equivalent circuit. The simulation results are qualitatively consistent with earlier SEE testing results. The circuit upset is shown to be independent of the number of active paths. Considerable charge collection occurs through the reverse-biased n-collector/p-substrate junction, regardless of the status of the emitter steering current, resulting in circuit upset through the commonly connected load resistor. A heavily doped substrate is shown to be beneficial for SEE

Published in:

Nuclear Science, IEEE Transactions on  (Volume:48 ,  Issue: 6 )