By Topic

Optimizing the design for microdisplay on silicon, creating IP modules for a new type of SOC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Dai yongping ; Inst. of Photoelectron., Nankai Univ., Tianjin, China ; Gen weidong ; Sun zhonglin ; Fei haidong
more authors

A microdisplay chip on silicon is a piece of multi-function and multi-structure SOC (system on chip). From the common circuit of the microdisplay chip, we are able to form several independent IP modules. Then we design a suite of 0.8 μm CMOS basic libraries and IP modules for a microdisplay on silicon with CADENSE. Additionally, we demonstrate the flexible design of a capacitor for the microdisplay

Published in:

ASIC, 2001. Proceedings. 4th International Conference on

Date of Conference:

2001