By Topic

The design of a high performance and low power embedded microprocessor core OM80C51

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shi Feng ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Ge Yuanqing ; Zhou Runde

OM80C51 is an embedded microprocessor core compatible with 80C51. But some of its performances are better than those of 80C51. For instance, it has shorter instruction cycles for most instructions, a more efficient power management system, and a customizable interrupt system and periphery circuits, with an area of about 7500 gates. All of the above make it attractive for embedded system applications. Many of these attainments can attribute to the divide-and-conquer methodology used in the design of OM80C51. It has been verified by FPGA

Published in:

ASIC, 2001. Proceedings. 4th International Conference on

Date of Conference: