By Topic

Design of VXIbus register based interface based on VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wang Yuan ; Mech. Eng. Colleges, Shi Jiazhuang, China ; Zhang Wei-jie ; Lu Ping ; Yang Rong

The FPGA based VXI interface design technology is getting more and more mature as more and more VXI bus modular instruments are developed. This paper shows how to implement the VXI register based interface with VHDL. The initialization and self test circuits, device and register addressing circuits, reading and writing registers and data acknowledgement circuits are illustrated in detail. The simulation results combining with VXIbus timing sequence are also partly given

Published in:

ASIC, 2001. Proceedings. 4th International Conference on

Date of Conference: