By Topic

Logic design on FPGA of ATM SAR function in broadband access network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zhou Qigang ; Shanghai Jiao Tong Univ., China ; Zhu Xiangyang ; Gui Lizhong ; Shi Pengfei

The logic design on FPGAs of the ATM SAR function in broadband access networks is studied. AAL which adapts services to the ATM cell is the adaptation layer between the ATM layer and the high layer. FR and Ethernet data services should adapt the ATM cell with AAL5. Segmentation, reassembly process and traffic control issues are also discussed

Published in:

ASIC, 2001. Proceedings. 4th International Conference on

Date of Conference:

2001