By Topic

Folding pipeline architecture based on the least-energy algorithm for high level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zhang Sheng ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Zhu Ning ; Zhou Runde ; Ge Yuanqing

Pipeline architecture is very important in high level design and synthesis of digital circuits, especially for datapath design. The paper focuses on the folding pipeline architecture, presenting a new transform method for resources allocation with timing constraints. A least-energy folding and cycling schedule algorithm is proposed for synthesis, and a pipelined architecture based on a butterfly net is realized, which has benefits for interconnection design in deep-submicron technology

Published in:

ASIC, 2001. Proceedings. 4th International Conference on

Date of Conference:

2001