By Topic

Modeling and analysis techniques for system-level architectural design of telecom front-ends

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
G. G. E. Gielen ; ESAT-MICAS, Katholieke Univ., Leuven, Belgium

An overview is presented of the challenges and design issues in the system-level design of mixed analog-digital telecom front-ends. The progress in very large scale integration technology allows the integration of complex systems on a chip, containing both analog and digital parts. In order to boost the design productivity and guarantee the optimality of such systems while meeting the time-to-market constraints, a systematic top-down design approach has to be followed with sufficient time and attention paid to system-level architectural design before proceeding to the detailed block or circuit design. This paper presents high-level system exploration tools that allow the analysis of architectural alternatives for the telecom front-end and to explore system tradeoffs such as finding the optimal analog-digital partitioning. This is illustrated with results from experimental tools. Finally, the crucial underlying technology for such high-level design will be described in detail: analog behavioral modeling, efficient high-level simulation methods, and analog power/area estimation

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:50 ,  Issue: 1 )