By Topic

Gate length scaling accelerated to 30 nm regime using ultra-thin film PD-SOI technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)

High performance SOI CMOS designed for the 100 nm technology node is presented. At 1 V supply voltage, the 33 nm devices give a drive current of 1000 (1100) /spl mu/A//spl mu/m DC (dynamic) for NFET and 445 (457) /spl mu/A//spl mu/m for PFET at an off current of 300 nA//spl mu/m. The intrinsic gate delays are 0.55 ps and 1.19 ps. The NFET delay is further reduced to 0.45 ps at gate length scaled to 25 nm. The delay and current values are the best ever reported at 1.0 V. The excellent result is accomplished by using super-HALO design on 45 nm SOI substrate.

Published in:

Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International

Date of Conference:

2-5 Dec. 2001